Measurements of film-thicknesses:
The thickness of different layers on SOI wafers was measured using SEN850 ellipsometry from SENTECH GmbH, Berlin. Figure SI1A shows the snapshot ellipsometry tests carried out for the thickness measurement of top silicon layer and buried oxide layer after wafer cutting process (A). The initial thickness of silicon and underlying buried oxide is measured at 87nm and 145nm respectively.
The oxidation process is carried out at 1000°C for 1 hr to convert the top Si layer to SiO 2 . The thickness of Si consumed by the oxidation process is given by-‫ݐ‬ ௌ = ‫ݐ44.0‬ ௌைଶ Where, t Si is the thickness of Si consumed in order to get t SiO2 i.e thickness of SiO 2 .
As seen from figure SI1B, the thickness of the SiO 2 layer after oxidation is measured at 45 nm.
Therefore, the thickness of Si consumed in the oxidation process-‫ݐ‬ ௌ = 0.44 * 45 = 19.8݊݉
Initial thickness of Si was measured at 87 nm; therefore leftover Si thickness is in the order of 67nm which lay in accordance with the results obtained from ellipsometry measurements (Fig. S1IB) . SI1 : Thickness measurement of different layers of SOI wafer represented as amplitude ratio Psi (Ψ) and phase change (∆), A) thickness of top silicon layer and buried oxide layer after wafer cutting process; and B) thickness of top oxide, Si, and buried oxide layer after thermal oxidation step.
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Calculation of resistance and capacitance values for contact lines:
Equal resistance and capacitances are exerted on the drain contact lines in order to minimize the parasitic effects and achieve uniform transport characteristics. While using a common source contact, drain contact lines are intricately designed to render equal surface area. For doping concentration of the order of 10 20 /cm 3 Boron ions, the resistivity for p-type Si is calculated at 10 -5 Ω.m. [1] The sheet resistance (R s ) = resistivity / thickness.
Therefore, for 70nm thick Si, R s = 10 -5 Ω.m / 70×10 -9 m = 143 Ω.
Since sheet resistance is measured in Ohms per square; we needed to calculate the number of squares for common Source and individual Drain contacts. Total number of unit squares for Source contact on the sensor chip = 11. Sheet resistance of Source contact therefore R S = 11×143=1573 Ω =around 1.6 kΩ.
Total number of unit squares for each Drain contact line on the sensor chip = 50. Therefore the sheet resistance of Drain contacts = 50 × 143 = 7.15 kΩ. 
Field-effect mobility calculations:
The field-effect mobility (µ fe ) of the nanoISFET-arrays are calculated using the formula- 
Ion implantation of contact lines:
SRIM-software (Stopping and Range of Ions in Matter) was used for the calculation of implantation energy defining the optimal projection ranges in the sample and the dose of ions. 
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Inherent issues with procurements and how it may affect properties of the sensor platform (nanoISFET-arrays):
The top-down nanofabrication approach involving nanoimprint lithography tools and photolithography processes may eventually lead to some inherent issues that shall be avoided in the future work and further refine the process for the realization of nanoISFET-arrays based sensor platform. The nanoimprint mould and photolithography masks when procured from different sources may result in alignment problems which may necessary not have adverse effect on the sensor properties yet may give rise to minimal device-to-device variations. In our work, we observed such variation in sensor properties arising from the misalignment occurring between the nanoimprint mould and lithography masks which resulted in the shifting of passivation mask for nanowire-arrays towards drain contact lines. This shift in the alignment may also arise from tiny variations in the structural features of the components of the nanoimprint tool such as loader plate and boarders of nanoimprint stamp during the imprint process. The shifting of this passivation area on the nanowire arrays was seen towards the edges of the wafers. Two optical images in figure SI4A and B compare the centre-aligned and left-aligned passivation masks on the nanowire arrays before carrying out the ion-implantation process. In figure SI4C , threshold voltages of nanoISFET-array's sensor response However, the pH sensing characteristics of nanoISFET-ararys with passivation mask aligned towards drain contacts show a similar behaviour to the 'centre-aligned' nanoISFETS which is shown in the figure SI4D . The change in threshold values of the nanoISFET-arrays is plotted against buffer
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solutions changing pH values from 5 to 9. The nanoISFET-arrays with passivation mask aligned towards drain contacts show slightly more variation in the pH sensor response with pH sensitivity of 48±19 mV/pH which is much higher sensitivity as compared to the centre-aligned nanoISFET-arrays however with larger variations. Here it is interesting to note that the devices were subjected to the gasphase silanization process altogether leaving little room for the variations arising from the process itself. A comparison made between the threshold values of the devices before and after silanization process is shown in two different histograms in figures SI4E and SI4F for all the nanoISFET-arrays and the arrays with centre-aligned passivation mask, respectively. It may be inferred from these histograms that the creation of an ion-selective molecular layer over the nanoISFET-arrays exerts a new surface-charge equilibrium which compensates to the variation in the threshold voltages to an extent. figure SI5A and B. [5] The transcondutance values for the devices as show in figure A and B were 0.7 microS and 1.7 microS corresponding to gate voltages -1.5 V and -1.6 V respectively while applying drain-source bias at -1.0 V. After operating for several cycles of changing the buffer solutions show very similar behaviour with average change in equivalent gate voltage of 10±6 mV/pH and 9±3 mV/pH were measured for the nanoISFET-arrays with passivation mask 'centre-aligned' and 'alignment towards drain contacts' respectively. [6] In figure E Further details on the Nanoimprint lithography process:
The NIL mould was patterned using an electron beam lithography process on a 5-inch SiO 2 (200nm)/Si wafer. Reactive-ion etching process was used for the etching of SiO 2 layer forming vertical side-wall profiles on the mould as shown in the SEM cross section of a mould (figure SI7A).
For a target configuration of nanowire-arrays, one has to take account of 'imprint proximity effects' in the nanoimprint process. Since a polymer resist (a thermal resist in our case) works as a matrix to replicate the features onto a substrates from the mould, the 'proximity effects' for a process are For the production of nanoISFET-arrays, as described in the main text, nano-size (nanowire arrays) and micron-sized (contact line regions) features, the depth of the trenches was kept at 210 nm, as shown in figure SI7A , resulting in around 160 nm height for the features after all the steps carried out in the imprint process as measured from the AFM and SEM measurements.
An example of inhomogeneous filling due to wider size-distribution of mould features and therefore incomplete etching of Si in some parts is given in the figure SI7B where one can see residual structures on the chip as a result of proximity effects. Such issues were overcome during the imprint optimization process by changing the resist layer thicknesses and imprint parameters. Similarly, features with low height-to-width ratio are advantageous for efficient filling of the in-between spaces in the vertical direction. A resist with low viscosity and low glass-transition temperature is advantageous for nanoimprint process. The height to width ratio of the nano-patterns in the SiO 2 /Si mould was kept low (approximately 4:3) in order to prevent pattern fracture after demoulding process due to high shear stress at the vertical interface between the polymer and the mould. [7, 8] Furthermore in order to prevent any sticking problem between the resist and the stamp, prior to the NIL process, the stamp is coated with an anti-sticking silane layers e.g. FOCTS. [9] 
